0 Replies Latest reply on Jul 5, 2012 7:40 AM by darence

    Off-chip memory on the SCC (or off the SCC)


      Is there a document that gives a detailed description of the SCC's off-chip memory (organization of banks, ranks, how memory controllers are assigned etc)? The description given in the EAS is pretty short.