Does the QM57 chipset support peer to peer PCIe communication (two PCIe end points talking to each other without going through the processor)?
I have looked through all the documentation I can find, and I haven't been able to find it explicitly stated anywhere.
Is it typical for a general purpose PCH to support peer to peer PCIe communcation?
Still trying to find this information.
Retrieving data ...