This content has been marked as final. Show 4 replies
I am having difficulties with the Intel Verilog-A FASE model for SATA SI signal-integrity modeling. Does anybody know how to use the FASE model or convert it into an IBIS or HSPICE. What software will open this model ?
I am unable to locate any documentation on Verilog-A FASE driver-buffer models, can someone point me in the right direction.
Thanks in advance.