Hello, I create a small project using Quartus and Platform Designer.In Platform Designer, I create NIOS II, On-Chip memory, JTAG UART and FIFO Avalon memory, I intrconnect them then I have generated Verilog , please see image below.When I try to compile over Quartus, I ... 0 17 |